The South Pole Telescope third-generation (SPT-3G) receiver was installed during the austral summer of 2016-17. It is designed to measure the cosmic microwave background across three frequency bands centered at 95 GHz, 150 GHz and 220 GHz. The SPT-3G receiver has ten focal plane modules, each with 269 pixels. Each pixel features a broadband sinuous antenna coupled to a niobium microstrip transmission line. In-line filters define the desired band-passes before the signal is coupled to six bolometers with Ti/Au/Ti/Au transition edge sensors (3 bands x 2 polarizations). In total, the SPT-3G receiver is composed of 16,000 detectors, which are readout using a 68x frequency domain multiplexing scheme. In this paper, we present the process employed in fabricating the detector arrays.
Introduction
The cosmic microwave background (CMB) is remnant radiation from the early universe, providing a unique window for exploring fundamental physics [1] . Precise measurements of the CMB have the potential to detect primordial gravitational waves generated during inflation, constrain the number of relativistic particles, as well as the sum of neutrino masses, and characterize dark energy and dark matter [2] . Current and upcoming CMB experiments focus on characterizing the B-mode polarization, which requires receivers with exquisite sensitivity [3] . Current CMB detectors are background limited, so higher sensitivity requires more detectors.
SPT-3G is the third generation receiver for measurements of the CMB with the South Pole Telescope [4] . It has an order of magnitude more detectors than previous experiments [5] . In the following sections, we describe the fabrication process for the SPT-3G detectors.
SPT-3G Focal Plane and Detector Architecture
The SPT-3G focal plane is comprised of ten hexagonal arrays of detectors fabricated on 150 mm Si wafers. Each array of detectors is composed of 269 antenna-coupled multichroic pixels plus two pixels containing the alignment marks required for stepper lithography. In total, each pixel has six transition edge sensors (TES) [6] , sensitive to three frequency bands and two linear polarizations, for 16,000 detectors in the focal plane. We use a 68x frequency multiplexing (DfMUX) scheme to read out the detectors [7, 8] . Fig. 1 (Top-Left) shows one of the finished SPT-3G detector arrays. Fig. 1 (Right) shows the pixel details. Each pixel has a broad-band, polarization-sensitive sinuous antenna coupled to a Nb microstrip transmission line [9, 10] . In-line three-pole filters split the CMB signal into three frequency bands centered at 95 GHz, 150 GHz and 220 GHz [11, 12] . Once the passbands are defined, the signal is terminated and thermalized using a 20 Ohm Ti/Au load resistor. The resistor and TES are located on the bolometer island, a membrane suspended by four long, narrow legs, Fig. 1 (Middle-left) . The change in temperature of the island is sensed by a Ti/Au/Ti/Au TES biased in its transition. An 850 nm layer of Pd is deposited on the island to increase the heat capacity, so the bolometers are stable when operated with constant voltage bias for strong electrothermal feedback [6] . As seen in Fig. 1 (Bottom-left) Si under the bolometer island and legs is removed to thermally isolate the island from the substrate. The four long, narrow legs define the detectors' weak thermal link to the substrate (heat bath) [13, 14] . 
Fabrication Process
The fabrication of each detector wafer involved 15 lithography steps, 8 RIE-ICP etching processes and 9 depositions, including 7 metallic and 2 dielectric layers. We used stepper lithography for all steps, except for the array-level wiring, which was patterned using optical contact lithography. We carried out the fabrication of these wafers at the Materials Science Division and the Center for Nanoscale Materials (CNM) at Argonne National Laboratory. These wafers were processed in batches of five and each batch took an average of 21 days to be completed. The detectors fabrication process flow is presented in Fig 2. Previous reports on the development, stabilization and optimization of the fabrication process as well as details that are outside the scope of this paper are presented elsewhere [15, 16] .
We start the fabrication process by etching the alignment marks used for stepper lithography. This step is followed by the deposition and patterning of the Nb ground plane and deposition of the SiO x that serves as dielectric in our microstrip [17] . The sinuous antenna, size and geometry of the bolometers, and the initial components of the in-line filters are defined in the Nb ground plane. The target thickness of the SiO x dielectric layer is 500 nm. The thickness of this layer defines the passband centers of our detectors [18] . We controlled the thickness of this dielectric layer to within 3% of its target value to prevent the passbands from overlapping with atmospheric emission lines.
The 20 Ohm Ti/Au (50 nm / 7 nm) load resistor is deposited on the SiO x layer. This is followed by the lift-off of our Ti/Au/Ti/Au TES. The relative thicknesses of the Ti and Au layers in the TES define its superconducting transition temperature (T c ) and normal resistance (R n ) [19] . To accommodate uncertainties in optical loading at the South Pole, we fabricated detector arrays with a range of T c between 500 mK and 550 mK for the 
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Ti/Au for load resistor (50nm/7nm) Ti/Au/Ti/Au TES Fig. 2 Step-by-step fabrication process of the arrays of detectors deployed with the SPT-3G receiver. 2017 deployment. For this set of detectors, we measured R n around 2.2 Omhs and P sat between 15 pW and 30 pW. Further details on the thermal and electrical characterization of the deployed detectors, including details on the overall yield at cryogenic temperatures are presented elsewhere [20, 21] .
We deposit a thin Ti/Au bilayer (5 nm / 30 nm) on the edges of the the resistors and TESs to prevent undesired interactions with the Nb top layer [22] . The Au in this layer acts as a diffusion barrier between Nb and Ti, leading to sharp, smooth transitions with good long-term stability [16] .
The Nb top layer is deposited and patterned using a two-step process. This allow us to connect to the TESs and resistors using a lift-off process, whereas the Nb microstrip and array-level wiring are defined using ICP-RIE etching. For the etching step of the Nb top layer, we define the Nb microstrip [17] within each pixel using stepper lithography, while we use optical contact lithography for the array-level wiring.
Once etching of the microstrip is completed, we fabricate three-layer Nb/SiO 2 /Nb crossover structures, where the films for the SiO 2 spacer and cross-over Nb are patterned by liftoff. In addition, we provide additional heat capacity to the island by depositing a 850 nm layer of Pd. The fabrication process is completed by etching trenches around the legs and islands of the bolometers to expose the Si substrate underneath. At this point, the wafers are diced into their final hexagonal shape. Finally, we carry out a XeF 2 chemical etching process to remove the Si from under the bolometers. Fig. 3 (Left) R(T ) curves of Nb cross-over structures with the SiO 2 spacer patterned by lift-off using single and bilayer resist. Samples NTT1 to NTT4 were fabricated using single layer resist. Samples NTT5 to NTT7 were fabricated using bilayer resist. The process employed for sample NTT7 was incorporated into the fabrication of the cross-over structures in the full-array wafers. Feedback from laboratory testing of our detector wafers allowed us to change the fabrication process to improve the thermal and optical performance, as well as the uniformity of deployed detectors. The first of these improvements was the shift from a bilayer Ti/Au TES to a quadlayer Ti/Au/Ti/Au structure to isolate the TES from the substrate [19] .
Another improvement was patterning of the cross-over SiO 2 by lift-off using a bilayer rather than a single layer resist. The SEM images of cross-over structures shown in Fig. 3 (Top) were fabricated using a single layer resist for the SiO 2 lift-off. This process led to high walls at the edges of the SiO 2 spacers, which caused damage to the Nb cross-over layer, resulting in lower optical efficiency. Adopting a bilayer lift-off process reduced the height of the walls in the SiO 2 spacers, Fig. 4 (Bottom). We also found the measured passbands of our detectors to be in disagreement with the designed bands, Fig. 4 (Top-right) . Using SEM imaging, we found these discrepancies to be caused by residual Nb left during etching of the Nb top layer, as shown in Fig. 4 (Topleft). This residual Nb causes shorts in the capacitors. We solved the problem by including an additional ICP-RIE Nb etch to remove the residue where microstrip SiO x covered steps in the Nb ground plane. In Fig. 4 (Bottom-left) we show SEM images of places where Nb residuals were originally present. The additional Nb etch gives repeatable bands that match the design, Fig. 4 (Bottom-right) . The top of the 95 GHz band shown Fig. 4 (Bottom-right) is not flat. This discrepancy with the simulation results indicates that the lower frequency components of this band are cut off by some of the optical elements in the cryostat. Additional details on the bands and the general optical characterization of the deployed detectors are presented elsewhere [18] .
In addition, we found that defects induced by the use of contact lithography for patterning of the array-level wiring was limiting our maximum yield per wafer. We define yield for our detectors as the percentage of good TESs measured through room temperature continuity probing. As an alternative, we have replaced this step by a non-contact laser lithography step carried out using a Heidelberg MLA system. It has allowed us to go from a total yield around 80-85% to 90-95%. For the 2017 observing season, the yield of operable bolometers at cryogenic temperatures was 75.8% [20] . Based on results obtained during the 2017 observing season [21] , we have also fabricated a new set of detector wafers with updated target values for R n =2.0 Ohms, T c ; 450mK and P sat of 10.2 pW, 15.4 pW and 20.0 pW for the 95 GHZ, 150 GHz and 220 GHz detectors, respectively [20] .
Conclusions
We fabricated and deployed a set of 10 detector wafers for the SPT-3G receiver, with 16,000 detectors. To improve the performance and yield, we included the following new features in the fabrication process: quadlayer Ti/Au/Ti/Au TES to isolate the TES from the substrate; better control of SiO 2 edges in cross-overs to minimize losses in the microstrip; additional local etching of Nb top to eliminate shorts due to Nb top residue on steps in Nb ground; laser writer patterning of Nb wiring across the wafer to reduce defects due to contact lithography.
